Advanced Computer Architecture

Max.Marks: 100

3 hrs.]

Note: Answer any FIVE full questions.

Answers should be precise and specific.

Missing or improper data if any in the problems should be assumed suitably with proper justifications.

- (a) Name the different parallel program models and explain the saltent features statements ii any. of any one method in detail along with the relevant diagram and/or pseudo
- 9 Discuss in brief how the following parameters contribute to evaluate the performance of parallel architectures
- Data transfer time.
- Overhead and occupancy
- Communication cost.

Give the performance relation in each case

(8 Marks)

Differentiate among the following architectural classifications: i) SISD ii) SIMD iii) MISD and iv) MIMD.

ල

Draw the functional diagram of an SIMD machine and explain its working

- Ņ (a) Draw and explain the following diagrams involving the following set of operations in an instruction execution phase.
- i) Instruction fetch (I.F.) ii) Instruction Decode (I.D.) iii) Operand Fetch (O.F.) iv) Execute (EX
- Diagram of a four stage pipeline processor involving the above 4-phases.
- Time-space diagram (Pipelined)
- Indicate all the four phases of execution clearly drawn on figures (1) and (2) respectively. (10 Marks)
- (b) What do you mean by the logic carry save adders and carry propagate adders? Explain how they can be used to multiply two 8 bit fixed point numbers. Draw the appropriate pipelined tree diagram used for the purpose. (10 Marks)
- ယ a Define the following terms:

iii) Average latency iv) Forbidden latency ii) Latency sequence

v) Minimum achievable latency

(6 Marks)

(b) A certain dynamic pipeline with 4 segments $S_1, S_2, S_3 \& S_4$ is characterised by

	S_3	S_2	S_1	
			×	to
	×	•		t_1
		×		t ₂
	×			63
-				1.
			×	15
_		×		6
4	1			
2	11 :	$\mathcal{O}_{\mathcal{O}}$	1	



S

R

Page No... Similas institute of Technoiogs Library, Mangalore

CS7T3

(a). Considering the example of the ocean stud is scaled up and the processing system is threet the computer load increases, but the communication load per unit time the reases. lem, show that the problem (10 Marks)

بت

(b) What are microbenchmarks? Give an example and discuss how it could be useful in performance evaluation. (10 Marks)

(a) Explain the MSI or MESI cache coherency ensuring protocol

'n In a bus based three processor system, the following instructions are executed by (10 Marks)

the processors:

u≖A v=B Processor B C=1 A=1 Processor C ¥=0

Assume at entry, $u_iv_jw_i$, A_iB_j , and C are all initialised to zero. After executing all the instruction, it is found :

u=1, v=0 and w=0.

Show that these results do not satisfy the sequential consistency requirement.
(10 Marks)

(a) Techniques like message passing using physical DMA or dedicated message processing as done in intel paragon system are used among others for obtaining highly scalable systems. Explain any one such message passing systems.(10 Market)

ਭ When systems are scaled up, processor cost and memory cost increase linearly with the no. of nodes n, while the switching network cost increases roughly as $n \log_2 n$. Assuming in a 64 processor system, the cost is equally divided between processors, memory and interconnection networks, find the ratios of this cost division when the no. of nodes is increased to 8192 from 64.

<u>a</u> Discuss the significant properties of static interconnecting networks for parallel processors. In the light of these properties, evaluate the performance of ndimensional hyper cubes. (10 Marks)

ਉ Indicate a non-blocking switching network for handling the interconnection of 4 computing nodes, using 2×2 switches. In your network, show how you would simultaneously establish the following interconnection without blocking?

Processor B output to Proc. A input Processor C output to Proc. B input Processor D output to Proc. C input Processor A output to Proe. D input interconnection without blocking

(10 Marks)

(10 Marks)

ò (a) What is RAID? Describe any good RAID system you know

(b) Write notes on any ONE: Different steps in parallelisation of a problem and the goals of each of these

CREATE, LOCK, BARRIER, WAIT-FOR-END. ii) Shared address spine primitives:

(10 Marks)

Seventh Semester B.E. Degree Examination, Janualy 14 ruary 2005 HELLER

Computer Science and Engineering

Advanced Computer Architecture

TO MAKE PUTTUR * Max.Marks:

Note: Answer any FIVE full questions

Time: 3 hrs.)

(a) Is parallel computing inevitable? Explain its need in terms of application, when he can be considered in the control of architectural trends. technology of architectural trends

(b) Briefly explain three parallel architecture models and compare their merits and

'n (a) What are the design issues of pipeline arechitecture? Explain how feedback in pipeline enhance the speed up? Illustrate this by taking an example of adding 8 floating point numbers.

3 What is systolic array? How is it associated with pipeline structure? Explain systolic array structure for matrix multiplication

ယ (a) Explain the following operations on instruction pipeline structure

Optimisation of number of stages of pipeline

ਭ How super scalar processing is fast compared to parallel processors? Explain the characteristics of a super scalar processor. Explain the concept of dynamic instruction scheduling. (10 Marks).

(a) What are 4 stages of parallelisation process? suitable example Explain each of the stages with (10 Marks)

(b) # =

To solve π value. Explain how parallel system can be designed

(10 Marks

(a) Why scaling of parallel architecture is important? Explain problem constrained, time-constrained and memory-constrained scaling. Mention their speed up (10 Marks)

ਭ What are metrics used for measuring the performance of system performance parameters. Explain the (10 Marks)

(a) How bus snooping can be used to avoid the cache coherence? What are demerits (10 Marks)

9 Explain point to point synchronisation and global event synchronisation. (10 Marks)

(10 Marks)

(a) Explain any three routing mechanisms

9 What is meant by flow control in inter connection networks. Compare link leve flow control and end to end flow control (10 Marks)

Write short notes on:

- Fault tolerance
- Data -.flow architecture

Daisy chaming

ھ Memory consistency

(5×4=20 Marks)

Stinivas institute of lecanology Library, Mangalore

E OF ENGG

CS7T3

Page No... 1

138/0

COE OF ENGO

CS713

Seventh Semester B.E. Degree Examination, January Bedru 1752004 USN

Computer Science and Engineering

Advanced Computer Architecture

Max Mark put good *

Time: 3 hrs.]

Note: 1. Answer any FIVE full questions. All questions carry equal marks.

(a) Discuss the evolution of parallel computing architecture from

i) Technology point of view and ii) Application point of view. (10 Marks)

ġ. In a single processor computing system, the processor-cache subsystem is con-40 MHz) to present the address on the bus and the memory takes time. If the cache line size is 32 bytes, compute the latency for a read miss: What is bandwidth obtained on this transfer? of a read miss in the cache, the processor takes 2 clocks (the processor clock is at nected to the main memory system through a bus with a 64 bit data path. In case 100ns access (10 Marks)

(a) Discuss the factors that could cause a delay in the instruction pipe Indicate methods adopted to reduce these delays.

(10 Marks)

(b) Consider the 4 stage pipe line with a reservation table as shown in fig Q2.b.

S ₄	S_3	S_2	S.	- -
	<u> </u>		×	هـــر
	 	×		13
	-	×		ယ
	×			#2-
×				ъ
		×		6
			×	
×				ox.
I	.1	.		.,

Reservation Table fig.

(b) Find the minimum average latency cycle for the pipeline What is the corresponding throughput if the pipe line is continuously operated at 40 MHz clock?

What is the best throughput possible if delays are used to obtain optimum performance of the pipe line?

(a) In a super market, versions would be interested in extracting the information on the the parallelism that exists in the process. how this information of frequently purchased item sets could be obtained. Expose the set of items purchased by the customers in each purchase transaction, show tem-sets, the customers frequently purchase. Using the large database, indicating

(b) With a suitable example explain the need for lock operation in a bus based shared memory multiprocessor system. Give a good subroutine for realising the Lock operation of the subroutine. considering the existence of Cache-coherecy protocols in the system. (10 Marks

Se No Th

Seventh Semester B.E. Degree Examination, June

Advanced Computer Architecture

Computer Science and Engineering

Max. Marks: TO

Note: 1. Answer any FIVE full questions.

- 1, (a) Distinguish between the sequential and parallel computing architectures. Mention the performance model of the parallel computing system with reference to the sequential architecture.
- (b) Briefly discuss the design issues of three parallel computing structures. (10 Marks)
- (a) 50 floating point numbers are to be summed using a 4-stage pipeline with an extra register and a suitable feedback through multiplexers at the input. Indicate the arrangement for doing this, giving the register and multiplexer controls required at the beginning, in the middle and end of process. Compute the time required (8 Marks) for obtaining sum interms of clock pulses.
- A certain dynamic pipeline with 3 segments 31, \$22.53 is characterised by the following reservation table. <u>(</u>



Determine (i) Forbidden list

- (ii) Collision vector
- (iii) Transition diagram
- (iv) Creedy cycle and MAL
- (v) Throughput

က

(12 Marks)

- (12 Marks) are of equation solver Explain Data orchestration under message passing for the example. Also write the pseudo code for the sange (a)
- decomposition step of (8 Marks) paralielisation. Also list its advantages and disadvantages Briefly explain Red-black ordering that can be used to <u>@</u>
- Explains why workload driven evaluation for multiprocessor arditecture is more difficult than for uniprocessor system. (ex 생
- (10 Marks) 4b) Describe the characteristic of workload driven evaluation
- (10 Marks) (a) What is cache-coherence problem? Explain a metical to eliminate it. ó
- Explain the below software lock algorithm, along with performance comparison. <u>a</u>
- (i) Test and set lock with Back off

White A ABO CONTRACTION OF THE CHICANOLOGY PAge No. 2.

(a) Considering the example of the ocean study problem, show that when the problem is scaled up and the processing system is fixed, the compute load per processor increases, but the communication load per unit time decreases. What are microbenchmarks? Give an example and discuss how it could be useful in performance evaluation.

(a) Explain the MSI or MESI cache coherency ensuring protocol.

(10 Marks)

In a bus based three processor system, the following instructions are executed by the processors:

Processor (B=1	№
Processor B	C=1	A=1
Processor A	n=A	v=B

Assume at entry, u,v,w, A,B, and C are all initialised to zero. After executing all the instruction, it is found:

u=1, v=0 and w=0

Show that these results do not satisfy the sequential consistency requirement

Techniques like message passing using physical DMA or dedicated message processing as done in intel paragon system are used among others for obtaining highly scalable systems. Explain any one such message passing systems. (10 Marks (a)

ANIA PUR

with the no. of nodes n, while the switching network cost increases roughly as $n \log_2 n$. Assuming in a 64 processor system, the cost is equally divided between processors, memory and interconnection networks, find the ratios of this cost When systems are scaled up, processor cost and memory cost increase linearly division when the no. of nodes is increased to 8192 from 64. **@**

Discuss the significant properties of static interconnecting networks for parallel processors. In the light of these properties, evaluate the performance of neumensional hyper cubes. <u>e</u> ς.

(b) Indicate a non-blocking switching network for handling the interconnection of 4 computing nodes, using 2 × 2 switches.

In your network, show how you would simultaneously establish the following interconnection without blocking?

A input B input Processor C output to Proc. B input Processor D output to Proc. C input Processor A output to Proe. D input Processor B output to Proc.

(10 Marks) (a) What is RAID: Describe any good RAID system you know ထ

(10 Marks)

(b) Write notes on any ONE:

Different steps in parallelisation of a problem and the goals of each of these

Shared address space primitives: Œ

CREATE, LOCK, BARRIER, WAIT-FOR-END.

(10 Marks)

Cc. /d....

Page No... 1

Reg. No. L COLLEGE CS7T3 POTONY

Seventh Semester B.E. Degree Examination, Janual Computer Science and Engineering

Advanced Computer Architecture

Time: 3 hrs.l

Note: 1. Answer any FIVE full questions.
2. Be Brief and relevant in your answers.

(a) Bring out the technology and application aspects that speeded up the parallel

processing architecture development

(b) A particular program has the following feature: 21% of the program can be worked out in parallel by 7 processors. 60% by 3 processors in parallel

If there is no other parallelism in the program, calculate the speed up possible if the program is handled by and 19% has to be done sequentially.

a 2 - processor system

a 4 - processor system

an 8 - processor system

(10 Marks)

'n (a) What do you understand by pipe lined instruction execution? Explain the various factors that cause delay in the instruction pipelines. E

(b) With a diagram, explain a systolic array and its operation for a 2×2 matrix multiplication. (10 Marks)

(a) Taking the example of the ocean current study problem, explain the distinct steps in executing a problem with a large parallelism inherent in it, using a system with a large number processors operating in parallel.

9 Give the equation solver Kernel program associated with ocean current studies for being worked out in an SIMD environment.

(a) Discuss with examples, the rolls of

Micro bench marks.

Kernel programs in evaluating the performance of processing systems. (10 Marks)

(b) Three SPEC bench marks run on 2 processor systems A and B gave the following

SYSTEM A: SPEC Prog. 3 secs. 2 secs. Time for SPEC Prog.2 Time for 15secs. 8secs. SPEC Prog 3 20 Secs. Time for 25 Secs.

If the anticipated work load by a user organisation is 30% of programs of SPEC If the anticipated work load by a user organisation is 30% of programs of system prog 1 type, 50% SPEC prog 2 type and 20% SPEC prog 3 type, which system prog 1 type, 50% SPEC prog 2 type and 20% SPEC prog 3 type, which system of type of for the organization.

(5 Marks) SYSTEM B: (5 Marks)

(c) Discuss the formal procedure for evaluating a real machine.

Srinivas Institute of Technology

Library, Mangalore

CS7T3

Page No... 2

(a) What is eache coherence? Explain the concept of bus snooping by cache controllers to maintain coherence.

State the conditions sufficient to ensure sequential consistency in a bus based parallel processor system with individual cache on each processor and a global

Three parallel processors in such a system have programs as indicated below :

B = A	dce B	Prog: A=1	Proc. 1
	w=B	Prog : u=A	Proc 2
Print u,v,w.	∨ # B	Prog : B = 1	Proc 3
	,		

Assume initially all variables are zero and the print out obtained is 1,0,1 for u,v,w of these instructions that could produce this result Is the result sequentially consistent? If yes, give a global sequence of execution

- a Explain the scalability of parallel processing systems and indicate the desirable properties of scalable systems in terms of band width of interconnection systems, latency, cost and packaging aspects.
- 3 With a block diagram explain a scalable processor system with shared memory and DMA based data transfer through the interconnection network. (10 Marks)
- (a) Describe the hypercube interconnection network and evaluate its performance in terms of useful features from parallel processing point of view.
- ਭ Show an 8×8 ornega interconnection network using 2×2 switch array. Check if the network blocks the simultaneous interconnections specified below:

Input Output 10 -1 m Qu ŭ √

Write short notes on any FOUR:

(4×5=20 Marks)

- Convergence of parallel architectures.
- Clusters and networks of work stations
- E Super scaler processing
- <u>₹</u> Pipelined integer multipliers

Dedicated message processing architecture.



** * **

Contd.... 2

Reg. No. [

Seventh Semester B.E. Degree Examination, July/August 2002

Computer Science and Engineering Advanced Computer Architecture

Time

Wax Marks: 100

1. (a) Define a parallel computer. Briefly describe the trends that have gauged the development of parallel architecture. lote: Answer any HVE full questions.

(b) Describe the shared memory multiprocessor systems.

(c) Mention the fundamental design issues of parallel architectures. Explain the two types of synchronizations required by parallel programs. (5 Marks)

2. (a) What is meant by pipeline processing? Give the design of a floating point adder with four stages.

(5 Marks) (b) Describe a Wallace tree. (c) Show how a systolic array can be used 10: the multiplication of two 3x3 matrices. (5 Marks)

(5 Marks) (10 Marks) (b) Explain the red-black ordering technique for Equation Solver. 3. (a) Describe the steps involved in creating a parallel program.

(5 Marbs) (c) List the basic message passing primitives with their functions.

(a) Discuss the need for scaling of workloads. Describe the different scaling models of workloads and the speed up measures.

(c) Define the metrics used to characterize the performance of parallel machines. (b) List the types of microbenchmarks used for parallel systems and their applications, (5) List the types of microbenchmarks

(a) Illustrate the Cache coherence problem and suggest a method of solving it.

What is meant by sequential consistency? What are the sufficient conditions for preserving sequential consistency? <u>e</u>

Describe the components of a synchronisation event. What are the choices for waiting algorithms? Û

6. (a) What is meant by scalable systems? Describe the requirments of scaling.(10 Matts)

(b) Mention the important issues in Neuvork; transactions. (c) Explain the physical DMA.

Discuss the different possibilities for interconnection networks. Distinguish between synchronous and asynchronous buses. 7. (a)

(b) What is meant by bus arbitration? Explain Daisy Chaining.

(10 Marks)

(5 Marks) (5 Marks)

Srinivas Institute of Technology Library. Mangalore

Write explanatory notes on:

(a) Fault tolerance

œ

RAID **a** છ

Flynn's classification

Dataflow architectures

 $(4 \times 5=20 \text{ Marks})$

(5 Marks)

Contd.... 2

Page No... 2

(c) What are multistage interconnection networks? Draw an 8 imes 8 Omega heavesta. (5 Maxs)

CS7T3

Page No.. 1

ge No... 1

some in (10 Mar

itratio (10 M minim

ay can ipe line 10 Marks CS7T3

Seventh Semester B.E. Degree Examination, January/February

Computer Science and Engineering

Advanced Computer Architectine [Max.Marks: 100

Time: 3 hrs.] Note: Answer any FIVE full questions.

- 1. (a) Is parallel computing inevitable? Explain its need in terms of application, technology of architectural trends.
 - (b) Briefly explain three parallel architecture models and compare their merits and (10 Marks) demerits.
- 2. (a) What are the design issues of pipeline arechitecture? Explain how feedback in pipeline enhance the speed up? Illustrate this by taking an example of adding 8 (10 Marks) floating point numbers.
 - (b) What is systolic array? How is it associated with pipeline structure? Explain (10 Marks) systolic array structure for matrix multiplication.
- 3. (a) Explain the following operations on instruction pipeline structure.
 - Optimisation of number of stages of pipeline
 - (10 Marks)
 - (b) How super scalar processing is fast compared to parallel processors? Explain the characteristics of a super scalar processor. Explain the concept of dynamic (10 Marks) instruction scheduling.
- 4. (a) What are 4 stages of parallelisation process? Explain each of the stages with (10 Marks) suitable example.

(b)
$$\pi = \int_{0}^{1} \frac{4}{1+x^2} dx$$

To solve π value. Explain how parallel system can be designed. (10 Marks)

- 5. (a) Why scaling of parallel architecture is important? Explain problem constrained, time- constrained and memory-constrained scaling. Mention their speed up.
 - (b) What are metrics used for measuring the performance of system. Explain the (10 Marks) performance parameters.
- 6. (a) How bus snooping can be used to avoid the cache coherence? What are demerits (10 Marks) of this strategy?
 - (b) Explain point to point synchronisation and global event synchronisation. (10 Marks)
- (10 Marks) 7. (a) Explain any three routing mechanisms.
 - (b) What is meant by flow control in inter connection networks. Compare link level (10 Marks) flow control and end to end flow control.
- Write short notes on: 8.
 - Fault tolerance a)
 - Data flow architecture b)
 - Daisy chaining
 - Memory consistency

(5×4=20 Marks)

wing: Marks)

Tarks)

witch arks) **≥ssor**

arks)

tion n/4

rks) ISn 'ks)

ın 3 a

ın

How irks)

his ks)

(8)

d

NEW SCHEME

Eighth Semester B.E.Degree Examination, May / June 2006 Computer Science Engineering

Advanced Computer Architecture

Time: 3 hrs.]

[Max. Marks:100

Note: 1. Answer any FIVE full questions.

- With generic diagrams, discuss the architecture and operation of the following:
 - Shared memory multiprocessor systems.
 - ii. MIMD systems.
 - iii. Vector supercomputers.

(20 Marks)

a. Consider the following sequence of instruction: 2

MOV R1, R2

: R1 goes to R2

ADD R3, R2

; (R3+R2) goes to R2

ADD R3, R4

; (R3+R4) goes to R4

STORE R4, M2; R4 goes to memory at M2

STORE R2, M1; R2 goes to memory at M1

MOV R6, R4

; R6 goes to R4.

The processor executing these instructions takes two instructions of the given sequence at a time and executes them simultaneously subject to data and resource dependences. In case it is not possible to execute both, it executes the first of the two instructions and tries to execute the second instruction in the next time slot with the instruction next in the sequence of instructions. Instructions are thus taken two at a time and executes simultaneously if possible. Consider each instruction takes two

How many clocks would the processor need to execute all the six instructions as

By changing the sequence of instructions can you improve the performance? What is the best sequence and what is the corresponding clock period for the above program segment of six instructions?

- b. Compare the control flow and data flow architectures. Which architecture would expose parallelism to greater extent?
- a. Consider a 10-dimensional hypercube interconnecting network. 3
 - How many process or nodes can it support?
 - How many links does it have?
 - Assuming the data travels by the shortest path, work out the number of links a ii. iii. data has to pass to move from any node to the farthest node.
 - Indicate a minimum link path to reach from node 2D3 hex to node 2E5 hex. iv.

Contd...2

S. Pax

Se

Time

- b. Indicate the various causes for stalling in the instruction pipe lines. Give some in about reducing such stalling.
- 4 a. In respect of back plane buses, discuss any two methods used for bus arbitration bus masters.
 - b. For the given non-linear pipe line with the reservation table below, find the minimular average latency cycle, and also the minimum constant latency cycle. If delay can added, state what can be the maximum throughput possible from the pipe line (10 Mark)

Reservation table for the pipe line.

clock	k –	→					
stage		0	1	2	3	4	5
. ↓	S1	X					X
	S2 [X		X		
5	S3 -			X		X	

- 5 a. In connection with instruction pipe lines explain with adequate details the following:
 - i. Dynamic instruction scheduling.
 - ii. Branch handling techniques.

(12 Marks)

b. Describe a pipelined floating point adder unit.

(08 Marks)

- 6 a. With a diagram, explain the operation of a 8 x 8 baseline network using Z x Z switch units.
 - b. Explain the MESI protocol for maintaining cache coherence in a multiprocessor system with each processor having its own cache.


 (10 Marks)
- a. Explain how you would organize the solution of the simultaneous linear equation A X = B with n unknowns, using a shared memory multiprocessor system with n/4 processors.

 (10 Marks)
 - b. Explain the different steps like decomposition assignment etc. to exploit parallelism of a problem for execution by a set of parallel processors. (10 Marks)
- a. Consider a single processor is able to solve a set of simultaneous linear equations in 1000 variables in one minute, and has just enough memory for this operation, using a process with a time complexity proportional to the cube of the number of variables. Calculate assuming ideal conditions:
 - i. What size of problem can be handled by 900 such processors working in parallel and taking one minute for execution?
 - ii. What would be the memory constrained size of the problem?
 - iii. How much time would the problem of (ii) above take?

(10 Marks)

- b. Write short notes on:
 - i. Parallelizing the ray tracing problem.
 - ii. VLIW architecture.

(10 Marks)



Eighth Semester B.E. Degree Examination, Dec. 2011, Jan Computer Science and Engineering

Advanced Computer Architecture

[Max. Marks:100 Time: 3 hrs.]

Note: Answer any FIVE full questions.

- Give the Flynn's classification of computer architecture and hence describe the different architectures with neat block diagrams.
- b. A Workstation uses a 15 MHz processor with a claimed 10 MIPs rating to execute a given program mix. Assume a one cycle delay for each memory access.

i) What is the effective CPI of this computer?

- ii) Suppose the processor is being upgraded with a 30 MHz clock. However the speed of memory subsystem remains same and consequently two clock cycles are needed for one memory access. If 30% of the instructions require one memory access per instruction, and another 5% require two memory access per instruction, what is the performance of the upgraded processor with a compatible instruction set and equal instruction counts in the given program mix?
- a. Define the following terms with examples: i) Flow dependence ii) Anti dependence iii) Output dependence iv) Control dependence v) Bernstein conditions.
 - b. Consider the execution of the following code segment consisting of seven statements. Use Bernsteins conditions to detect the maximum parallelism embedded in the code. Justify the portions that can be executed in parallel and remaining portions that must be executed sequentially. Rewrite the code using parallel constructs 'Co begin' and 'Co end'.

S1:A=B+C

rks)

unit

rks)

n a

bar

ks) to

ks)

ks)

S)

S)

m

s)

2S

3)

S2:C=D+E

S3: F = G + E

S4:C=A+F

S5: M = G + C

S6:A = L+C

S7 : A = E + A.

(10 Marks)

a. Compare and contrast RISC and CISC processors.

(10 Marks)

b. Consider the following three interleaved memory design for a main memory system with 16 memory modules. Each module is assumed to have a capacity of 1 M byte. The machine is byte addressable.

Design 1: 16 – way interleaving with one memory bank.

Design 2: 8 - way interleaving with two memory banks

4 - way interleaving with four memory banks

2 - way interleaving with eight memory banks.

- i) Specify the address format for each of the above memory organizations
- ii) Determine the maximum memory bandwidth obtained if only one memory module fails in each of the above memory organizations.
- Comment on the relative merits of the different inter leaved memory organizations.

Contd...2

- a. Describe the 1 EEE 754 floating point standard for 32 bit floating point numbers. How are the primitive floating point arithmetic operations defined. (10 Marks)
 - b. Consider the following pipe line reservation table.

	1	2	3	4
S 1	X			X
S 2		X		
S 3			X	<u> </u>

- i) List the set of forbidden latencies and initial collision vector.
- ii) Draw the state transition diagram.
- iii) List all simple cycles and greedy cycles.
- iv) Determine the optimal content latency cycle and minimal average latency.
- v) Let the pipeline clock period be τ =20 n secs. Determine the through put of this (10 Marks) pipeline.
- a. Explain the following terms: 5

(10 Marks)

- i) Store and forward routing at packet level.
- ii) Virtual channels Vs physical channels
- iii) Buffer deadlock Vs physical deadlocks
- iv) Discard and Retransmission flow control
- v) Virtual networks and sub networks.
- b. i) Draw a 8 input Omega network using 2 x 2 switches.
 - ii) Show the switch settings for routing a manage from node '101' to node '010' and from node '011' to node '100' simultaneously. Does flocking exist in this case.
 - iii) Determine how many permutations can be implemented in one pass through this network. What is the percentage of one pass permutations among all permutations.
- a. Discuss the different steps in the parallelization process in detail. (10 Marks)
 - b. Write the pseudo code for parallel equation solver Kernal with decomposition into grid points and no explicit assignments. Describe the same.
- a. With the help of a neat figure describe the critical layers of abstractions and the 7 aspects of system design that realize each of the layers.
 - b. Describe the protocol to realize the shared address space communication abstraction.

(10 Marks)

- Write short note on: 24
 - a. Hardware and Software parallelism
 - b. IEEE Future bus and standard
 - c. Asynchronous and Synchronous linear pipeline models.
 - d. Hierarchical Bus systems.

(20 Marks)

(s)

nc

s) a ;)

CS82

15

USN

NEW SCHEME

Eighth Semester B.E. Degree Examination, May 701

Computer Science

Advanced Computer Architecture [Max. Marks:100

Time: 3 hrs.] Note: 1. Answer any FIVE full questions.

2. Support the answers with relevant neat block diagram / timing diagram.

a. With neat block diagrams, explain the Flynn's classification of computer

b. With neat generic block diagrams, explain any two shared-memory multiprocessor models.

c. A 40 MHz processor was used to execute a bench mark program with the following instruction mix and clock cycle counts:

Instruction	Instruction count	Clock cycle count
Integer arithmetic	45000	1
Data transfer	32000	2
Floating point	15000	2
Control transfer	8000	2

Determine the effective CPI, MIPS rate and execution time for this program.

(04 Marks)

Explain the terms flow dependence, antidependence and output dependence. 2

(06 Marks)

b. Consider the following code fragment:

 $// R1 \leftarrow [A]$ Load R1, A; S1:

 $// R2 \leftarrow [R1] + [R2]$ Add R2, R1; S2:

 $// R1 \leftarrow [R3]$ Move R1, R3; S3: $//B \leftarrow [R1]$ Store B, R1; S4:

Indicate the types of data dependence present across the different statement and hence draw the data dependence graph.

c. Discuss any one scheme of connection network that implements all communication (08 Marks) patterns based on program demands.

a. Draw the block diagram of a typical super scalar processor architecture consisting of an integer unit and a floating point unit and explain the salient features of super scalar 3 processor of degree m = 2.

With a neat block diagram, explain the c-access interleaved memory organization which allows block access in a pipelined fashion. Also sketch the timing chart (10 Marks) indicating the major and minor cycle time. Contd.... 2

Page No...2 Srinivas Institute of Technology Library, Mangalore

a. For the reservation table of a non-linear pipeline shown below: 4

	1	2	3	4	5	6
· S1	X				X	
S2			X			
S3		X		X		X

- i) Determine the Forbidden latency set and initial collision vector.
- ii) Draw the state transition diagram.
- iii) List all simple cycles and greedy cycles.
- iv) Determine MAL.

(10 Marks)

- b. With an example differentiate between CSA and CPA adders. Design a pipeline unit for fixed-point multiplication of 8-bit integers using CSA tree.
- a. With a neat schematic block diagram, explain the design of a cross-point switch in a 5 cross bar network. Indicate atleast one advantage and a limitation of cross bar (10 Marks) network.
 - b. Discuss the cache coherence problem. Explain the snoopy bus protocol used to achieve data consistency among the caches and shared memory. (10 Marks)
- a. Describe how a sequential program can be converted into parallel program. (08 Marks) 6
 - b. Write the pseudocode for the data parallel equation solver kernel and explain.

(08 Marks)

- c. Highlight the need of BARRIER and LOCK primitive in solver kernel. (04 Marks)
- a. What is meant by scalable system? Explain the requirements it places on a system 7 (10 Marks) design interms of bandwidth, latency and cost.
 - b. With diagram, explain any one message passing protocols. Mention the advantages (10 Marks) and disadvantages of it.
- Write short notes on: 8
 - a. Hardware parallelism and software parallelism
 - b. Message routing scheme
 - c. VLIW architecture
 - d. Branch handling technique.

(20 Marks)



* PUTTUR*

CS82

Eighth Semester B.E. Degree Examination, May / June 08

Advanced Computer Architecture

Time: 3 hrs.

Max. Marks:100

Note: Answer any FIVE full questions.

a. With neat diagram, discuss the operation of vector super computers.

(08 Marks)

b. Write system attributes, which affects performance factors of the system.

(04 Marks)

c. Consider the execution of an object code with 200,000 instructions on a 40 MHz processor. The program consists of 4 major types of instructions. The instruction mix and the number of cycles (CPI) needed for each instruction type are given below based on the result of a program trace experiment.

CPI	Instruction Mix
1	60%
2	18%
4	12%
8	10%
	1 2 4

Find total number of cycles required to execute the program.

Calculate the average CPI when the program is executed on uniprocessor. ii)

Calculate MIPS rate.

a. Consider the following sequence of instruction. 2

ing sequence of modern						
1.	a:=1		$j := e \times f$			
2.	b:=2	11.	$k := d \times f$			
3.	c:=3	12.	$l := j \times k$			
4.	d:=4	13.	$m := 4 \times l$			
5.	e:=5	14.	$n := 3 \times m$			
6.	f:=6	15.	$o := n \times i$			
	$g := a \times b$	16.	$p := o \times h$			
7.		$\frac{10.}{17.}$	$q := p \times q$			
8.	$h := c \times d$	17.	9 · P · 1			
9.	$i := d \times e$					

[NOTE: Nodes 1 to 6 takes one cycle to address and six cycles to fetch from memory. All remaining nodes (7 to 17) require 2 cycles to complete. Access time from nodes 7, 8, 9, 10, 11, 14 is 4. Access time from nodes 12, 13, 15, 16 is 3.]

i) Write fine grain program graph for above code.

ii) Write coarse grain program graph by packing fine grain.

iii) Discuss how packing of grain improves performance (consider two processor).

b. With neat diagram, explain the operation of tagged token data flow computer. (10 Marks)

a. Define different types of data dependencies.

(05 Marks)

With a neat diagram, explain low-order m - way interleaved memory organization. Write the timing chart indicating the major and minor cycle time.

Differentiate between CISC and RISC architecture.

(05 Marks)

4 a. For the reservation table of a non linear pipeline shown below:

	1	2	3	4	5_	6
S_1	X					X
S_2		X			X	
S ₁ S ₂ S ₃ S ₄ S ₅			X			
S_4				X		
S_5		X				X

- i) What are the forbidden latencies? Write initial collision vector.
- ii) Draw the state transition diagram.
- iii) List all simple cycles and greedy cycles
- iv) Determine MAL.

(10 Marks)

- b. Explain prefetch buffer and Internal Data Forwarding mechanisms used in instruction pipelining. (10 Marks)
- 5 a. Design arithmetic pipeline unit for fixed point multiplication of 8 bit integer using CSA and CPA. (10 Marks)
 - b. Design 8 × 8 omega network using 2 × 2 switch modulus and perfect shuffle. Explain data routing technique. (10 Marks)
- 6 a. What is cache coherence problem? Explain the good man's write once cache coherence protocol with state transition graph. (10 Marks)
 - b. What is Hot spot problem? Explain the methods used to eliminate this problem.(10 Marks)
- 7 a. Discuss the case study of parallel programming application, simulating ocean current.
 - b. Explain the different steps to exploit parallelism of a problem for execution by a set of parallel processors. (10 Marks)
- 8 Write short notes on:
 - a. Convergence division
 - b. VLIW architecture
 - c. Hazards avoidance
 - d. Daisy chain bus arbitration.

(20 Marks)

USN

Eighth Semester B.E. Degree Examination, June-July 2009

Advanced Computer Architecture

Max.

Time: 3 hrs.

3

Note: Answer any FIVE full questions.

- With block diagrams, explain the Flynn's classification of computer architecture. (10 Marks)
 - Explain with diagram the operational model of SIMD super computer.
- Explain the Bernstein's conditions for parallelism. Detect the parallelism in the following code using Bernstein's conditions. (Assume no pipelining) 2

 $P_1: C=D\times E$; .

 $P_2: M=G+C;$

 $P_3: A = B + C$

(08 Marks)

 $P_4: C = L + M:$

 $P_5: F = G \div E$

- Define the following terms:
 - Granularity. i)

Latency. ii)

Grain packing and scheduling.

(04 Marks)

Compare control flow and data flow architectures.

(08 Marks)

C. Distinguish between typical RISC and CISC process architectures. a.

(10 Marks)

Explain memory interleaving in detail. b.

(10 Marks)

For the given non-linear pipeline with the reservation table given below: 4

. 01 1	0	1	2	3	4	5_
S_1	X					X
S_2		X		X		
S_3			X		X	

- Determine the forbidden latency set and initial collision vector. i)
- Draw state transition diagram. ii)
- Latency cycles. iii)
- Minimum constant latency. iv)

(12 Marks)

Minimum average latency.

b. Describe the IEEE754 floating point standard for 32-bit floating point number. How are the

primitive floating point arithmetic operations defined?

- With the neat schematic block diagram, explain the design cross point switch in a cross bar 5
 - b. Explain the cache coherence problem. Discuss the snoopy bus protocol used to achieve data consistency among caches and shared memories.
- Explain the different steps to exploit the parallelism of a problem for execution by a set of 6 parallel processors. (10 Marks)

Write a pseudocode for the data parallel equation solver kernel and explain.

What is meant by scalable system? Explain the requirements it places on a system design in 7 terms of bandwidth, latency and cost.

b. Describe the protocol to realize the shared address space communication abstraction.

(10 Marks)

Write a short note on: 8

- a. Hardware and software parallelism.
- b. Asynchronous and synchronous pipeline model.
- c. Branch handling techniques.

d. Message routing schemes.

(20 Marks)

,									- 1
		ivas Ins	titill	e 0	i le	cnn	uivy	y	
	SIII	143 1113	LILU		- 10	F ()			
		Libra	ry, 🎙	nan '	gaio	1 6.			
TISN	1	7						1	
COL	ł					l	1		

2002 SCHEME

Eighth Semester B.E. Degree Examination, Dec. 09-Jan, 10 **Advanced Computer Architecture**

Time: 3 hrs.

Note: Answer any FIVE full questions.

With relevant block diagram, discuss any two Shared-Memory multiprocessor models. 1

OLOGY

CS82

With neat block diagram explain the classification of computer architecture based on the notions of number of instruction and data streams.

c. Consider the execution of an object code with two million instructions on a 40 MHz processor. The program consists of four major types of instructions. The instruction mix and the number of cycles (CPI) needed for each instruction type are given below based on the

result of a program trace experiment:

a prograt	n trace experiment:	CDI	Instruction mix
		CPI	
Sl.No.		1	60%
1	Arithmetic and logic		18%
1	Load/store with cache hit	2	
2	Load/Store with eache in	4	12%
3	Branch	 	10%
	Memory reference with cache miss	8	1076
4	Memory reference wanted		_

Table.Q1(c)

Calculate the average CPI when the program is executed on a uni-processor with the above trace results. (06 Marks)

ii) Calculate the corresponding MIPS rate based on the CPI obtained in (i)

- Represent a three-dimensional binary cube of eight nodes and discuss the three routing functions based on the three bits in the node address. List any three factors that affect the 2 performance of an interconnection network. (04 Marks)
 - b. Define Flow dependence and Anti-dependence.

Analyze the data dependences among the following statements in a given program:

/R1← 1024/ R1, 1024 S1: Load / R2← Memory (10) / R2, M(10)Load S2: $/R1 \leftarrow (R1) + (R2) /$ R1, R2 S3: Add / Memory (1024) \leftarrow (R1) / M(1024), R1Store / Memory $(64) \leftarrow (1024)$ / S4: M((R2)), 1024 Store

Where (Ri) means content of register Ri and Memory(10) contains 64 initially.

Draw a dependence graph to show all the dependences.

Are there any resource dependences if only one copy of each functional unit is i) ii) available in the CPU?

Draw and explain a typical VLIW processor architecture and its instruction format. Explain its pipeline operation (with degree m = 3) using timing diagram. 3

With a neat block diagram explain the interleaved memory organization that support block access in a pipelined fashion. Using a suitable timing chart, indicate the major and minor cycle and effective access time.

USN

1

2

3

(08 Marks) Tir

13

In connection with instruction pipelines, explain the static and dynamic branch prediction schemes. Represent the BTB organization.

Consider the following non-linear pipeline reservation table:

	1	2	3	4	
S_1	X			X	
		X			
S ₂ S ₃			X		
Table O4(b)					

List the set of forbidden latencies and initial collision vector. i)

Draw the state transition diagram ii)

List all simple cycles and greedy cycles. iii)

Determine the optimal constant latency cycle and MAL. (08 Marks)

A non-pipelined processor X has a clock rate of 25 MHz and an average CPI of 4. Processor

Y, an improved successor of X, is designed with a five-stage linear instruction pipeline. However, due to latch delay and clock skew effects, the clock rate of Y is only 20 MHz.

If a program containing 100 instructions is executed on both processors, what is the speedup of processor Y compared with that of processor X?

Calculate the MIPS rate of each processor during the execution of this particular program.

Draw a 8-input Omega network using 2 x 2 switches. Show the switch settings for achieving 5 routing permutation $\pi = (0, 7, 6, 4, 2)$ (1, 3) (5). Is there any conflict in the switch settings to (10 Marks) implement this permutation?

What is cache coherence? Explain the concept of bus snooping to maintain the coherence.

(10 Marks)

(10 Marks) Discuss in detail, the different steps in the parallelization process. 6

b. Describe the simulation of Ocean current and justify the need for multiprocessing for this (10 Marks) problem.

(10 Marks) Discuss synchronous and Asynchronous message passing protocols.

(10 Marks) Discuss control flow and data flow architecture.

Write short notes on: 8

(06 Marks) Pipeline for fixed-point multiplication of 8-bit integers.

(07 Marks) b. Vector supercomputer

(07 Marks) Hierarchical bus system.

ıe.

1e

 \mathbf{r}

i)

g

Э

Eighth Semester B.E. Degree Examination, May/June 2010 **Advanced Computer Architecture**

Time: 3 hrs.

Max. Marks:100

Note: Answer any FIVE full questions, selecting at least TWO questions from each part.

PART - A

a. Define computer architecture. Illustrate the seven dimensions of an ISA. (08 Marks) 1

b. What is dependability? Explain two main measures of dependability.

(06 Marks)

c. Given the following measurements:

Frequency of FP operations = 25%

Average CPI of FP operations = 4.0

Frequency of FPSQR = 2%Average CPI of other instructions = 1.33

CPI of FPSQR = 20

Assume that the two design alternatives are to decrease the CPI of FPSQR to 2 or to decrease the average CPI of all FP operations to 2.5. Compare the two design alternatives using the processor performance equations. (06 Marks)

With a neat diagram, explain the classic five-stage pipeline for a RISC processor. (10 Marks) 2

What are the major hurdles of pipelining? Illustrate the branch hazards in detail.

What are the techniques used to reduce branch costs? Explain both static and dynamic 3 (10 Marks) branch prediction used for same.

b. With a neat diagram, give the basic structure of Tomasulo based MIPS FP unit and explain (10 Marks) the various fields of reservation stations.

Explain the basic VLIW approach for exploiting ILP, using multiple issues. (10 Marks)

What are the key issues in implementing advanced speculation techniques? Explain them in (10 Marks) detail.

PART - B

Explain the basic schemes for enforcing coherence in a shared memory multiprocessor 5 (10 Marks) system.

b. Explain the directory based coherence for a distributed memory multiprocessor system.

(10 Marks)

- Assume we have a computer where the clocks per instruction (CPI) is 1.0 when all memory accesses hit in the cache. The only data accesses are loads and stores and these total 50% of the instructions. If the mass penalty is 25 clock cycles and the mass rate is 2%, how much faster would the computer be if all instructions were cache hits? (10 Marks)
 - b. Explain in brief, the types of basic cache optimization.

(10 Marks)

- a. Which are the major categories of advanced optimizations of cache performance? Explain 7 (10 Marks) any one in detail.
 - b. Explain in detail, the architecture support for protecting processes from each other via (10 Marks) virtual memory.
- a. Explain in detail, the hardware support for preserving exception behaviour during 8 (10 Marks) speculation. (10 Marks)
 - Explain the prediction and speculation support provided in IA64.